To develop and implement verification strategies using SystemVerilog and UVM. To develop testbenches, assertions and functional coverage using the latest latest…