Our team predominantly employs constrained-random coverage-driven simulation techniques using SystemVerilog and UVM.