The key activities will include:Testbench architecture definition and implementation using SystemVerilog, with and without UVMTest planning and test case…