RTL Design Engineer

Knowledge of cache coherence protocols, architectures and concepts. BS/MS degree in EE, CE, CS or a related technical discipline, or equivalent experience.