Taking "sign-off" responsibility for the verification of significant design blocks. Developing test environments from scratch, using System Verilog and UVM.